

CLAIMS

What is Claimed is:

1. A semiconductor device comprising:

5 a substrate which has an actual element region including active areas and has a dummy pattern region including dummy patterns, and in which trenches are formed in the actual element region and the dummy pattern region;

semiconductor elements provided over the active areas of the substrate;

10 a first embedded insulating film, provided in the trenches within the actual element region, for isolating the semiconductor elements adjacent to each other; and

15 a second embedded insulating film, provided in the trenches within the dummy pattern region, for surrounding the dummy patterns,

wherein the widthwise size of each dummy pattern is four times or less of the depth of each trench.

15

2. The semiconductor device of Claim 1,

wherein each dummy pattern has a rectangular shape in plan view,

wherein a shorter side of the rectangular shape corresponds to the widthwise size of the dummy pattern, and

20 wherein a longer side of the rectangular shape is greater than the widthwise size of the dummy pattern by three times or more.

3. The semiconductor device of Claim 1,

wherein the widthwise size of each dummy pattern is greater than 0 μm , and is

25 equal to or less than 1.0 μm .

4. The semiconductor device of Claim 1,
wherein given that regions of the substrate except the active areas are isolation regions, the proportion of the dummy patterns in the isolation regions in plan view is
5 between or equal to 15 % and 80 %.

5. A method for fabricating a semiconductor device, the method comprising the steps of:

a) forming trenches in an actual element region and a dummy pattern region of a
10 substrate, the actual element region including active areas, the dummy pattern region including dummy patterns;

b) depositing an insulator over the substrate, thereby forming an insulating film that fills at least the trenches; and

c) removing a portion of the insulating film protruded from the trenches, thereby
15 forming, in the trenches within the actual element region, a first embedded insulating film for isolation, and forming, in the trenches within the dummy pattern region, a second embedded insulating film for surrounding the dummy patterns,

wherein the widthwise size of each dummy pattern is four times or less of the depth of each trench.

20

6. The method of Claim 5,

wherein each dummy pattern has a rectangular shape in plan view,

wherein a shorter side of the rectangular shape corresponds to the widthwise size of the dummy pattern, and

25 wherein a longer side of the rectangular shape is greater than the widthwise size of

the dummy pattern by three times or more.

7. The method of Claim 5,

wherein the widthwise size of each dummy pattern is greater than 0 μm , and is
5 equal to or less than 1.0 μm .

8. The method of Claim 5,

wherein given that regions of the substrate except the active areas are isolation
regions, the proportion of the dummy patterns in the isolation regions in plan view is
10 between or equal to 15 % and 80 %.

9. The method of Claim 5,

wherein after the step b) has been performed, portions of the insulating film
located over the dummy patterns each have a triangular shape in cross section taken along
15 the shorter side of each dummy pattern.

10. The method of Claim 5,

wherein in the step c), the insulating film is polished by chemical-mechanical
polishing using a ceria slurry.